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Abstract: In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry 
select adder (CSA) is one of the fastest adder in processor architectures. This paper presents a modified carry select adder(CSA) 
that operates at low power and proves more area and delay efficient. Validation of the logic is done through extensive 
simulations for measuring the power and delay. Simple  and  efficient  gate level modification is used in order to reduce the area, 
delay and power of CSA.The result analysis shows that the proposed structure(CSA CBL) is better than the conventional CSA 
and CSA with BEC. 
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I. INTRODUCTION 
     Addition is the most common and often used arithmetic 
operation on microprocessor, digital signal processor, 
especially digital computers. Also, it serves as a building 
block for synthesis all other arithmetic operations. Therefore, 
regarding the efficient implementation of an arithmetic unit, 
the binary adder structures become a very critical hardware 
unit. In any book on computer arithmetic, someone looks that 
there exists a large number of different circuit architectures 
with different performance characteristics and widely used in 
the practice. Although many researches dealing with the 
binary adder structures have been done, the studies based on 
their comparative performance analysis.This is about a digital 
circuit. For an electronic circuit that handles analog signals. 
see Electronic mixer. In electronics, an  adder or summer is 
a digital circuit that performs addition of numbers. In many 
 computers and other kinds of processors, adders are used not 
only in the arithmetic logic unit(s), but also in other parts of 
the processor, where they are used to calculate addresses, 
table indices, and similar.Although adders can be constructed 
for many numerical representations, such as binary-coded 
decimal or excess-3, the most common adders operate 
on binary numbers. In cases where two's complement or ones' 
complement is being used to represent negative numbers, it is 
trivial to modify an adder into an adder–subtractor. 
Other signed number representations require a more complex 
adder. Different type of adders as follows 
 
II. CARRY SELECT ADDER 
     Design of area- and power-efficient high-speed data path 
logic systems are one of the most substantial areas of 
research in VLSI system design. In digital adders, the speed 
of addition is limited by the time required to propagate a 
carry through the adder. The sum for each bit position in an 
elementary adder is generated sequentially only after the 
previous bit position has been summed and a carry 
propagated in to the next position .The CSA is used in many 
computational systems to alleviate the problem of carry 
propagation delay by independently generating multiple 
carries and then select a carry to generate the sum. However 
,the CSA is not area efficient because it uses multiple pairs of 
Ripple Carry Adders (RCA) to generate partial sum and carry 
by considering carry input cin=0 and cin=1, then the final 
sum and carry are selected by the multiplexers (mux).The 
basic idea of this work is to use Binary to Excess-1 
Converter(BEC) instead of RCA with cin=1  in the regular 
CSA to achieve lower area and power consumption The main 
advantage of this BEC logic comes from the lesser number of 
logic gates than the n-bit Full Adder (FA) structure.  
 
Fig1. Regular 16-b SQRT CSA. 
 
     The carry select adder comes in the category of 
conditional sum adder. Conditional sum adder works on 
some condition. Sum and carry are calculated by assuming 
input carry as 1 and 0 prior the input carry comes. When 
actual carry input arrives, the actual calculated values of sum 
and carry are selected using a multiplexer. The conventional 
carry select adder consists of k/2 bit adder for the lower half 
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of the bits i.e. least significant bits and for the upper half i.e. 
most significant bits (MSB’s) two k/ bit adders. In MSB 
adders one adder assumes carry input as one for performing 
addition and another assumes carry input as zero. The carry 
out calculated from the last stage i.e. least significant bit 
stage is used to select the actual calculated values of output 
carry and sum. The selection is done by using a multiplexer. 
This technique of dividing adder in to stages increases the 
area utilization but addition operation fastens.  
 
III. MODIFIED REGULAR CSA USING BEC 
    The main idea of this work is to use BEC instead of the 
RCA with Cin=1in order to reduce the area and power 
consumption of the regular CSA. To replace the n bit RCA, 
an n+1 bit BEC is required. A structure and the function table 
of a 4 bit BEC are show in Fig and Table II respectively. 
 
Fig2. 4-bit BEC. 
   Table1. Function Table of the 4-b BEX 
 
 
Fig3. Modified carry select adder the parallel RCA with 
cin=1 is replaced with BEC. 
 
    Fig2 illustrates how the basic function of the CSA is 
obtained by using 4-bit BEC together with the mux. One 
input of the 8:4 mux gets as it input( (B3, B2, B1, and B0) 
and another input of the mux is the BEC output. This 
produces the two possible partial results in parallel and the 
mux is used to select either the BEC output or the direct 
inputs according to the control signal Cin. The importance of 
the BEC logic stems from the large silicon area reduction 
when the CSA with large number of bits are designed. The 
Boolean expressions of the 4-bit BEC is listed as (note the 
functional symbols NOT, & XOR) 
 
IV. PROPOSED CSA USING COMMON BOOLEAN 
LOGIC 
    To  remove  the  duplicate  adder  cells  in  the  
conventional  CSA, an area efficient SQRT CSA is proposed 
by sharing  Common  Boolean  Logic  (CBL)  term.  While  
analyzing  the  truth  table  of  single  bit  full  adder,  results  
show  that  the  output of summation signal as carry-in signal 
is logic “0” is inverse  signal  of  itself  as  carry-in  signal  is  
logic  “1”.  It is illustrated by red circles in Table II. To share 
the Common  Boolean Logic term, we only need to 
implement a XOR gate  and  one  INV  gate  to  generate  the  
summation  pair.  And to generate the carry pair, we need to 
implement one OR gate and one AND gate.  In this way, the 
summation and carry circuits can be kept parallel. 
 
Table2. Truth table of single bit full adder, where the 
upper half part is the case of cin=0 and the lower half 
part is the case of cin=1 
 
    This  method  replaces  the  Binary  to  Excess-1  converter  
add  one  circuit  by  common  Boolean  logic.  As  compared  
with modified SQRT CSA, the proposed structure is little  bit 
faster. Internal structure of proposed CSA is shown in  Fig2. 
 
Fig4. Internal structure of the proposed area-efficient 
carry select adder is constructed by sharing the common 
Boolean logic term. 
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    In  the  proposed  SQRT  CSA,  the  transistor  count  is  
trade-off  with  the  speed  in  order  to  achieve  lower  
power delay product. Thus the proposed SQRT CSA using 
CBL is better than all the other designed adders.  Fig5 shows 
the Block diagram of Proposed SQRT CSA. 
 
Fig5.16-Bit Proposed SQRT CSA using Common Boolean 
Logic. 
V. SIMULATION RESULT 
 
Fig6. Simulation waveforms for  proposed carry select 
adder (CBL). 
 
 
Fig7. Synthesis report for existing carry select adder. 
Fig8. Synthesis report for existing carry select adder 
(BEC). 
Fig9. Simulation waveforms for  proposed carry select 
adder (CBL). 
VI. CONCLUSION 
    To perform fast arithmetic operations, carry select adder 
(CSA) is one of the fastest adders used in many data -  
processing processors. The structure of CSA is  such  that  
there  is  further  scope  of  reducing  the  area,  delay  and  
power  consumption.  Simple  and  efficient  gate  –  level 
modification is used in order to reduce the area, delay and 
power of CSA. The result analysis showed that the proposed 
structure(csa CBL) is better than the conventional CSA and 
CSA with BEC. All the ckt are simulated and synthesised  by 
Xilinx ise 10.1.  
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